Static Timing Analysis (STA) at 3GHz+ requires aggressive derating and multi-mode multi-corner (MMMC) optimization. We dive into OCV (On-Chip Variation), clock tree synthesis (CTS) balancing, and fixing setup/hold violations.