Avecas

Addressing Thermal and Power Dissipation in FinFET/GAAFET Architectures

Distributed Metrics Collection using Prometheus, Thanos, and Grafana

Thermal throttling is a major issue in dense FinFET and GAAFET nodes. We discuss UPF (Unified Power Format) strategies, multi-Vt optimization, power gating, and dynamic voltage and frequency scaling (DVFS) for low-power SoCs.

Facebook
Twitter
LinkedIn

Leave a Reply

Your email address will not be published. Required fields are marked *