Careers
Explore Your Future: Career Opportunities Awaits
RTL Design Engineer
Location: Hyderabad
Salary: 8-14 LPA
Job Overview
Develop synthesizable RTL in Verilog/SystemVerilog for digital IP blocks. Perform lint/CDC analysis, implement micro-architecture specifications, and debug synthesis issues.