As we scale down to 5nm and 3nm nodes, floorplanning becomes a critical bottleneck. This post explores macro placement optimization, power grid design, and addressing IR-drop constraints at advanced nodes.